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    Abstract- This paper introduces a single-switch, high step-up, 
DC-DC converter based on coupled-inductor (CL) with three 
winding and voltage multiplier cell (VMC) to obtain a very high 
voltage conversion ratio. A passive clamp circuit is applied in the 
converter to recycle the energy of leakage inductance and reduce 
voltage stress of the main power switch. This leads to utilize a 
power switch with low on-state resistance and low voltage-rating 
that decreases the conduction losses. Several advantages include 
low operating duty cycle, high voltage conversion ratio, low turn 
ratio of the coupled inductor, leakage inductance reverse 
recovery, reduced voltage stress of semiconductors, alleviation of 
diodes reverse recovery issue and high efficiency make the 
presented topology appropriate for sustainable energy 
applications such as photovoltaic systems. The operation 
principle and steady-state analysis of the suggested topology in 
continuous conduction mode (CCM) are expressed in detail. Also, 
design procedure and theoretical efficiency analysis of the 
proposed topology are presented. Moreover, a comparison study 
is performed to demonstrate the superiority of the presented 
converter over several similar recently proposed DC-DC 
converters. Finally, the proposed DC-DC converter feasibility 
and performance are justified through fabricated 216 W 
laboratory prototype at 50 kHz switching frequency. 
 
I.  INTRODUCTION 
 
Nowadays, high step-up DC-DC converters have a 
significant role in sustainable energy applications include 
photovoltaic (PV) systems, wind power, fuel cells (FCs), etc. 
In order to decrease problems such as air and environmental 
pollution and global warming that have been emerged by 
using fossil fuels, sustainable energy resources are applied to 
produce electric power. However, the produced DC voltage 
level of resources such as PV and FCs are low so it is not 
suitable for connecting to the grid. According to the above 
mentioned problem, high step-up DC-DC converters are 
required to increase the output DC voltage level of such 
resources [1]. How to step up voltage conversion ratio, 
decrease the semiconductors voltage stress, and enhance the 
conversion efficiency of the high step-up DC-DC converters 
constitutes the major concerning issues.  
Recently, most of the growths in the installed renewable 
energy resources systems have been allocated to the grid-
connected systems market compared to the off-grid market. 
Moreover, for example in PV systems, compared with either 
line frequency or high frequency transformers, the 
transformer-less PV system has typically a higher-efficiency 
and reliability, as well as lower complexity and manufacturing 
cost. Besides, it is worth noting that, the PV module must be 
grounded in most standards in order to eliminate common 
mode current. One convenient way to reach this goal is to 
implement a common grounded transformer-less inverter. In 
order to eliminate common mode current in grounded PV 
systems, the step-up DC-DC converter should allow a shared 
ground between the PV ground and the grid neutral line [2, 3]. 
In the actual systems having high voltage gain helps DC-
DC converters to operate in a very suitable duty cycle. It is 
important to note that when a DC-DC converter operates in 
very large duty cycles, the conduction period of power 
switches and diodes of the converter will be increased. 
Therefore, the conduction losses of the switching devices will 
be increased which results in high power losses in the actual 
systems [4]. Thus, high step-up converters with high 
efficiency are needed. Moreover, the large duty cycle not only 
induces very large voltage spikes and increases conduction 
losses but also induces severe diode reverse-recovery problem 
[5].   
Recently, various step-up DC-DC converters with several 
techniques of voltage boosting have been presented [6]. 
Isolated converters have a high voltage conversion ratio due to 
utilizing transformers with large turn ratio. However, too large 
turn’s ratio leads to a large leakage inductance, which 
decreases the converter efficiency and increases the switch 
voltage stress [7, 8]. Moreover, when the galvanic isolation is 
not needed in the power grid, the conventional boost converter 
appears as a first choice in boosting the voltage gain due to its 
low cost and simple structure. However, low voltage 
conversion ratio, high voltage stress on semiconductors and 
reverse recovery issues are the basic problems of this 
converter in high power applications. Moreover, another 
solution to boost voltage gain is the switched inductor (SI) and 
switched capacitor (SC) DC-DC converters [9-10]. These 
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converters have been utilized widely to obtain high voltage 
conversion ratio. However, more components are required for 
extremely high voltage gain, resulting in higher cost and 
complex circuits. Also, in SI topologies, the voltage stress on 
semiconductors is high, and in the SC converters, the current 
stress of semiconductors is high, causing serious conduction 
losses.    
Recently, coupled-inductor (CL) technique with the 
performance of recycling energy of leakage inductance is 
extended to increase voltage conversion ratio; therefore, many 
high step-up CL based converters with characteristics of low 
voltage stress, high voltage gain and high efficiency have been 
proposed [11-26]. This type of converters has low reverse 
recovery ringing of the output diode due to their secondary 
leakage inductance. Moreover, it is worth noting that using a 
higher turn ratio and extremely higher duty cycle to achieve a 
higher voltage gain cause to higher EMI noise and power 
losses. Recently, several high step-up DC-DC converters 
based on CL with three winding have been suggested in [27-
31], which leads to having more flexible regulation on voltage 
stress and voltage gain. However, the voltage gain is still not 
high enough and could be further.  
This paper presents a high step-up non-isolated DC-DC 
converter with three winding CL, which adopts a single power 
switch. The integration of voltage multiplier cell (VMC) and a 
CL in the structure of the suggested topology leads to having a 
very high voltage conversion ratio. The CL can be utilized to 
step up the static gain, and the VMC offers extra voltage gain. 
Also, by using a three winding CL, more flexible regulation of 
the voltage stress and voltage gain on each semiconductor 
component is obtained. A passive voltage clamp circuit is 
utilized in the converter to recycle the CL energy and clamp 
the voltage on the main power switch. This results in selecting 
a switch with low on-state resistance and low voltage-rating in 
the converter to decline the conduction loss. Several 
advantages of the suggested topology such as achieving high 
voltage conversion ratio in low duty cycles by utilizing low 
turn ratio of the CL, smaller leakage inductance due to low 
number of turns, alleviation of reverse recovery issue of 
diodes due to operating in low duty cycles, utilization of only 
one power switch, low conduction losses, reduced voltage 
stress on semiconductors, leakage inductance energy recovery 
and high efficiency make it appropriate for sustainable energy 
applications such as PV's and FCs. The operational principle 
and steady-state analysis of the suggested converter are 
presented in the following section.  
 
II. OPERATION PRINCIPLE AND STEADY-STATE ANALYSIS 
OF PROPOSED DC-DC CONVERTER 
The equivalent power circuit of the suggested DC-DC 
converter is indicated in Fig. 1. As illustrated in this figure, the 
presented topology consists of a power switch S, four 
capacitors C1-C4, four diodes D1-D4, one coupled inductor 
with three windings, output filter capacitor CO and output 
diode DO. The coupled inductor with three winding is modeled 
as an ideal transformer with a turn ratio N1: N2: N3, a leakage 
inductance, LLk and a magnetizing inductance, Lm. N1, N2 and  
 
Fig. 1. Equivalent power circuit of the suggested DC-DC converter. 
 
N3 are the ideal transformer primary, secondary and tertiary 
windings turn numbers, respectively. Also, the coupled 
inductor turn's ratio is presumed as n2=N2/N1 and n3=N3/N1. 
The capacitor C1 and diode D1 operate as clamp circuit 
components to recycle the leakage inductance energy. 
Capacitor C2 is employed as a voltage lift capacitor and also, 
the tertiary side of coupled inductor, capacitors C3 and C4 and 
diodes D3 and D4 operate as a voltage multiplier cell (VMC) to 
increase the converter voltage gain. 
To simplify the circuit analysis in the suggested structure,  
some assumptions are presumed in the following:  
-All capacitors are large enough. Thus, voltages VC1-VC4 are 
presumed to be constant in one period. 
-All components are considered to be ideal.  
-The leakage inductance is considered and the coupling 
coefficient of coupled inductor, k, is equal to Lm/(Lm+Lk).  
The operation principle of the suggested topology in 
continuous conduction mode (CCM) includes five time 
intervals. Fig. 2 indicates the current flow path of the 
presented topology at several operating modes, and also, the 
main waveforms of the converter operation in CCM are 
illustrated in Fig. 3. The five modes are expressed as follows: 
Mode 1 [t0, t1]: At the beginning of the first mode, the 
power switch S starts to conduct, and diodes D3 and DO are 
conducting and diodes D1, D2 and D4 are blocked. During this 
short time transition, as the current of leakage inductance, ILK, 
increases linearly, the currents of the tertiary and secondary 
side of the coupled inductor, IN3 and IN2, decrease linearly. 
According to Fig. 2(a), the capacitor C4 is charged through the 
diode D3, and capacitors C2 and C3 are discharged and their 
energies are delivered to the load and capacitor CO. This state 
finishes when the current of the leakage inductance equals to 
the magnetizing inductance current and diodes D3 and DO 
turned off. For the coupled inductor with three windings, we 
have: 
33221332211 NNNNNN InInIINININ     (1) 
Mode 2 [t1, t2]: In the second mode, the power switch S is still 
conducting and diodes D1, D3 and DO are blocked and diodes 
D2 and D4 turn on, as indicated in Fig. 2(b). In this mode, the 
leakage and magnetizing inductances are charged by the input 
source, and their current, ILm and ILk, increase linearly. The 
voltage of series-connected capacitor C1 and winding N2, VC1 
and VN2, charges the capacitor C2 via the diode D2 and the 
main power switch. Meanwhile, the voltage of series-
connected winding N3 and capacitor C4, VN3 and VC4, charges 
the capacitor C3 via the diode D4. Moreover, in this state, the  
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(a)                                                                      (b)                                                                        (c) 
 
(d)                                                                        (e) 




Fig. 3. Main waveforms of the suggested converter in CCM operation. 
 
capacitor CO supplies the load. This time transition finishes 
when the main power switch is blocked. In this state, the 
following equations can be achieved by applying Kirchhoff’s 
Voltage Law (KVL) on the circuit: 
[ / ( )]Lm m m k in inV L L L v kV                  (2) 
[ / ( )] (1 )Lk k m k in inV L L L v k V               (3) 
inCCLN kVnVVV 2122                       (4) 
inCCCLN kVnVVVV 33413                  (5) 
  Mode 3 [t2, t3]: From the time t=t2, as illustrated in Fig. 
2(c), switch S is turned off, and diodes D1, D2 and D4 are 
conducting and diodes D3 and DO are blocked. During this 
short state, the leakage inductance is demagnetized. Therefore, 
the leakage inductance energy is recycled to the capacitor C1 
and charges it through the diode D1. Meanwhile, the currents 
of windings N3 and N2, IN3 and IN2, are declined quickly since 
the contrary direction of the voltage of the windings N3 and 
N2. In this mode, capacitor C2 is charged by the winding N2 
through diodes D1 and D2. Moreover, capacitor C3 is still 
charged through the capacitor C4 and the winding N3. Also, the 
capacitor CO energy is delivered to the load. This stage 
finishes, when the currents ILk and ILm become equal.  
Mode 4 [t3, t4]: In the fourth mode, switch S is still in off-
state, and diodes D1, D3 and DO are in on-state and diodes D2 
and D4 are blocked. In this stage, since the currents of leakage 
and magnetizing inductances, ILk and ILm, decrease linearly, the 
currents of secondary and tertiary windings, IN2 and IN3, are 
increased linearly according to principle of the ideal 
transformer. Recycling the leakage inductance energy is 
continued in this state too, and the capacitor C1 is charged 
through diode D1. Moreover, the capacitor C4 is charged 
through the diode D3.  Also, the input voltage source, Vin, and 
capacitors C2 and C3 provide the energy of the load and charge 
the output capacitor CO. When the diode D1 is blocked at time 
t=t4, this time interval finishes. As shown in Fig. 2(d), the 
following equations can be achieved for this mode: 
)( 1CinLm VVkV                             (6) 
)( 1343343 CinCCLNCCO VVknVVVVVV  (7) 
Mode 5 [t4, t5]: As indicated in Fig. 2(e), in the last state, 
the switch S is still off and diodes D3 and DO are conducting 
and diodes D1, D2 and D4 are reverse biased. In this mode, the 
leakage and magnetizing inductance currents decrease 
linearly, too. Also, the capacitor C4 is still charged through 
diode D3. Moreover, the energy of the input source and 
magnetizing inductance along with capacitors C2 and C3 are 
delivered to the capacitor CO and load. This time transition 
ends by turning on the main power switch anew, and the next 
switching period begins. Moreover, in this mode, the voltage 
across the Lm is determined by using the following equation: 
21224 CCinCinLm VVknVknVVV           (8) 
The voltage of capacitor C4, VC4, is obtained as follows: 
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4 1 2 2 1 2(1 )C in C in C CV k V kV kn V kn V V           (9) 
To simplify steady-state analysis of the converter, only 
Modes 2, 4 and 5 are considered because the time transitions 
of Modes 1 and 3 are significantly short. Therefore, by using 
the inductor volt-second balance law for the Lm, the voltage 
across capacitor C1 is achieved as follows: 
1 [ / (1 )]C inV V D                               (10) 
Where D is the duty cycle of switch. 
According to (4) and (10), the voltage across capacitor C2 is 
derived as given in (11). 
2 2 2[( 1) / (1 )]C inV kn kn D V D                 (11) 
By substituting (10) and (11) into (9), the voltage across 
capacitor C4 is equal to (12). 
4 2[(( 1 (1 )(1 )) ) / (1 )]C inV kn k k D V D          (12) 
From (5) and also, by using (10) and (12), the voltage 
across capacitor C3 is achieved as follows: 
3 2 3 3[(( (1 )(1 )) ) / (1 )]C inV kn kn kn D k k D V D        (13) 
From (7), (10), (12) and (13), the voltage gain of the 
suggested converter in CCM, MCCM, is achieved as follows: 





V k kn k D n k
M
V D




Fig. 4(a) indicates the voltage gain versus duty cycle with 
considering the effect of leakage inductance under different 
coupling coefficients, where the turns ratio is set to be n2=2 
and n3=1. It is evident that the coupling coefficient does not 
have a significant effect on the voltage gain. Hence, if the 
coupled inductor leakage inductance is not considered, it 
means the coupling coefficient k is equal to 1 and the 
suggested converter ideal voltage gain is determined as 
follows: 
2 3/ [(3 2 ) / (1 )]CCM O inM V V n n D           (15) 
In order to simplify the analysis of the converter in the next 
sections, the coupling coefficient k is considered to be 1. Ideal 
voltage gain of the suggested converter in CCM, MCCM, versus 
switch duty cycle, D, under different turn ratios of the coupled 
inductor, n2 and n3, are indicated in Fig. 4(b). It can be found 
that the turn ratios of the coupled inductor, n2 and n3, can be 
adjusted to obtain a very high voltage conversion ratio without 
applying an extremely large duty cycle and operating at large 
turn ratios of the coupled inductor.  
 
III. DESIGN PROCEDURE OF PROPOSED CONVERTER  
 
In order to choose the proper power switch and diodes for 
the suggested topology, current and voltage stresses of these 
elements should be determined. 
  
A. Current Stress Analysis 
According to steady-state analysis, the current ripple of the 
magnetizing inductance in CCM operation is determined as: 
[ / ] [ / ]Lm in m s in s mI DV L f DV T L                 (16) 
Where fs is the converter switching frequency. 
Moreover, the average current of the magnetizing 





Fig. 4. Voltage gain versus duty cycle (a) under various coupling coefficients, 
and (b) under several coupled inductor turns ratios. 
 
2 3[(3 2 ) / (1 )]Lm in OI I n n I D                (17) 
Thus, the peak value of the magnetic inductance current is 
derived as follows: 











             (18) 
According to Fig. 3, in terms of the CCM operation steady-
state analysis and by using ampere-second balance law on all 
capacitors, C1-C4 and CO, the average currents of all diodes are 
equal to the output current, IO. Hence, the value of diodes peak 
current and the main power switch can be determined as 
follows: 
2 4




I I I D                     (19) 
3
( ) ( )




I I I D                   (20) 





D n n D DV
I I
D D L f
    
  
 
  (21) 
According to Fig. 3, based on capacitor C2 charge balance, the 
time transition of Mode 4, CD , is achieved as follows: 
2 3[2(1 ) / (2 2 )]CD D n n                      (22) 




I , is obtained as given in (23). 
1
1
( ) 2 3





i I n n I
I
D D D
   
  

        (23) 
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B. Voltage Stress Analysis 
According to the converter operation principle, the voltage 





(1 ) (3 2 )
stress S stress D in OV V V V
D n n
   
  




(1 ) (1 )
(1 ) (3 2 )








         (25) 
4,
2 3 2 3
2 3
(1 ) (1 )
(1 ) (3 2 )O
stress D in O




   
 
  
    (26) 
 
C. Magnetizing inductance design  
In order to guarantee the operation of the suggested 
converter in CCM, the average current through the magnetic 
inductance, ILm, must be higher than half of the current ripple 
of magnetic inductance, ∆ILm. The continuity of the 
magnetizing current is also considered in the design of the 
magnetizing inductance. Therefore, by using (16) and (17), the 
magnetizing inductance minimum value for the presented 
converter is obtained as follows: 
2 2
2 3[ (1 ) / 2 (3 2 ) ]m OL D D R fs n n              (27) 
According to (27), magnetizing inductance must be more than 
15 µH. Thus, to guarantee CCM operation of the implemented 
prototype, a coupled inductor that has a 100 µH magnetizing 
inductance is applied. 
 
D. Capacitors design  
In order to suppress the capacitors voltage ripple, the 
minimum capacitance should be determined. All capacitors 
are designed by assuming the same voltage ripple. According 
to (10)-(13), the voltages of capacitors C1-C4 for the proposed 
topology are achieved. Since the charge absorbed or produced 
by all capacitors are equal, and according to ∆Q = C∆VC = 
IC∆T, the size of the capacitors are derived as given in (28) 
and (29).  
[ / ]i O Ci O SC V V R f                            (28) 
[ / ]O O CO O SC DV V R f                         (29) 
where i=1, 2, 3 and 4. 
Some power is dissipated when the equivalent series 
resistance (ESR) of capacitor is considered. As the capacitance 
of an aluminum electrolytic capacitor increases, its ESR will 
be smaller. So, in general, the capacitance is chosen to be 
much larger than the calculated value. The sizes of the 
capacitors that are employed in the implemented prototype 
satisfy the equations derived in (28) and (29).  
 
IV. COMPARISON OF THE PROPOSED CONVERTER 
 
To demonstrate merits of presented converter and confirm 
its performance, some comparisons are discussed in this 
section. The main features of the suggested converter and 
similar coupled inductor based converters using a single 
switch recently presented in [9], [15-31] are indicated in Table 
I. As demonstrated in this table, with considering the voltage 
gain, besides that the component number of the suggested 
converter is equal to the converters presented in [18-21], [27, 
28] and [30], the voltage gain of the suggested topology is 
higher than them. Moreover, it is worth noting that the voltage 
gain of the converters suggested in [15-17], [24] and [31] is 
lower than the proposed converter with more numbers of 
power components. Although, the component number of the 
converters presented in [9, 22, 23, 25, 26] and [29] is lower 
than the proposed converter. However, their voltage gain is 
remarkably lower than the presented structure. Moreover, 
between the input and output of the suggested structure, there 
is a common ground connection, which is a very important 
factor for a step-up front-end DC-DC module of a 
transformer-less grid-tied inverter.  
According to Fig. 5, the voltage gain of the suggested 
topology is greater than the topologies presented in [9] and 
[15-31] for all ranges of duty cycle with n2=2 and n3=1. This 
advantage is due to the integration of a three-winding coupled 
inductor with the VMC in the suggested structure. As 
indicated in Fig. 6(a), the main switch normalized voltage 
stress in the presented topology is less than the other 
topologies for any values of the duty cycle. 
 
 
Fig. 5. Voltage gain comparison of several boost converters. (n2=2, n3=1)  
  
Moreover, Fig. 6(b) illustrates the normalized voltage stress 
across the output diode that has the maximum voltage stress in 
the high step-up converters. As indicated in this figure, the 
normalized output diode voltage stress in the presented 
converter is less than the topologies presented in Table I for 
any values of the duty cycle (even in [15-18] and [24]). Also, 
converters in [15-18] and [24] have less normalized output 
diode voltage stress than the suggested converter. However, 
they have also more components, higher switch voltage stress 
and lower voltage gain than the suggested converter.  
Finally, according to the comparison study, the proposed 
converter has a remarkably higher voltage gain over other high 
step-up converters due to integrating three-winding CL, 
voltage lift capacitor (C2) and VMC network. Also, utilizing a 
three winding CL in the structure of the converter results in 
more flexible regulation of the voltage conversion ratio and 
voltage stress on each semiconductor component. Having an 
ultra large conversion ratio causes to operate proposed  
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Voltage stress  
on main switch 
Voltage stress 
of output diode(s) 
C-
g 
D C S CL+L 
Proposed converter 5 5 1 13w +0 
2 3(3 2 ) / (1 )n n D    2 3/ (3 2 )OV n n   2 3 2 3(1 ) / (3 2 )On n V n n   
 
Y 
Converter in [27] 5 5 1 13w +0 
2 3(3 ) / (1 )n n D    2 3/ (3 )OV n n   2 3 2 3(1 ) / (3 )On n V n n   
 
N 
Converter in [28] 6 6 1 13w +0 
2 3(2 (2 )) / (1 )n n D D     2 3/ (2 (2 ))OV n n D    2 3 2 3(1 ) / (2 (2 ))On n V n n D    
 
Y
 Converter in [29] 4 4 1 13w +0 
2 3 2(2 (1 ) ) / (1 )n n n D D      2 3 2/ (2 (1 ) )OV n n n D     2 2 3 2(1 ) / (2 (1 ) )On V n n n D    
 
Y
Converter in [30] 5 5 1 13w +0 
2 3(1 ) / (1 )n n D D  
 
2 3/ (1 )OV n n D 
 
2 2 3( ) / (1 )On V n n D 
 
Y
 Converter in [31] 6 5 2 23w +0 2( 1) / (1 )N D   / 2( 1)OV N   (2 1) / 2( 1)ON V N   Y 
Converter in [17] 8 8 1 12w+1  
2(4 (2 ) ) / (1 )n D D D     2/ (4 (2 ) )OV n D D    2 2( (2 ) ) / (4 (2 ) )On D D V n D D    
 
Y
 Converter in [18] 5 5 1 12w+0 
2(2 (3 )) / (1 )n D D    2/ (2 (3 ))OV n D   2 2(1 ) / (2 (3 ))On V n D  
 
Y
 Converter in [19] 4 5 1 12w+1 2(1 (2 )) / (1 )D n D D     2/ (1 (2 ))OV D n D    2 2(1 ) / (1 (2 ))On V D n D   
 
Y
 Converter in [20] 4 5 1 1
2w+1 
2(2 ) / (1 )n D D  
 
2/ (2 )OV n D 
 
2 2(1 ) / (2 )On V n D  
 
Y
 Converter in [21] 4 5 1 12w+1 
2 2(2 ( 1) ) / (1 )n n D D     2 2/ (2 ( 1) )OV n n D    2 2 2(1 ) / (2 ( 1) )On V n n D   
 
Y
 Converter in [22] 2 3 1 12w+1 2(1 ) / (1 )n D 
 





 Converter in [23] 2 3 1 12w+1 
2(1 ( 1) ) / (1 )n D D    2/ (1 ( 1) )OV n D   2 2(1 ) / (1 ( 1) )On V n D  
 
Y
Converter in [24] 
(BCISC(D)+VM) 
6 6 1 12w+0 2 2(2 2 (1 )) / (1 )n D n D D   
 
2 2/ (2 2 (1 ))OV n D n D  
 
2 2 2( ) / (2 2 (1 ))On V n D n D  
 
Y 
Converters in [9 & 25] 4 4 1 12w+0 
2 2(2 ) / (1 )n n D D    2 2/ (2 )OV n n D   2 2 2(1 ) / (2 )On V n n D  
 
Y 
Converter in [26] 3 4 1 12w+1 2(1 ) / (1 )n D 
 
2/ (1 )OV n
 
2 2( ) / (1 )On V n
 
Y
 Converters in [15&16] 6 6 1 12w+0 
2 21 2 / (1 )n n D D  
 
2 2/1 2OV n n D 
 
2 2 2( ) /1 2On V n n D 
 
Y






Fig. 6. Characteristics of boost converters: (a) Power switch normalized 
voltage stress, and (b) output diode normalized voltage stress. (n2=2, n3=1) 
converter in very suitable duty cycles. Moreover, it is 
demonstrated that the normalized voltage stress of the main 
switch and output diode of the proposed converter is lower 
than the other high step-up converters. This attractive feature 
causes to utilize a power switch with low RDS(on) resistance and 
voltage rating in the power circuit of the proposed converter to 
decrease the cost and enhance the efficiency. Furthermore, the 
proposed converter has a common ground connection between 
input and output, which is a very important factor for a step-up 
DC-DC converter. 
 
V. EFFICIENCY ANALYSIS OF THE PROPOSED CONVERTER 
 
In order to do the presented converter efficiency analysis, 
parasitic resistances are considered and defined as follows: 
RDS-on is on-state resistance of the switch, RLN1, RLN2 and RLN3 
are the equivalent series resistance (ESR) of primary, 
secondary and tertiary side of coupled inductor respectively. 
RFD1-RFD4 and RFDO are diodes D1-D4 and DO forward 
resistances, respectively, and VFD1-VFD4 and VFDO are their 
threshold voltages. Also, rC1-rC4 and rCO are the capacitors C1-
C4 and CO ESR, respectively. Thus, the calculated efficiency 
of the converter is formulated as given in (30) and (31). 
[ /( )] 100O O lossP P P                        (30) 
 1 2 3 4 5 6 7lossP A A A A A A A                  (31) 
Where A1 is conduction loss of the switch in the presented 
converter and can be derived as follows: 
2 22 3
1
4 (2 )(2 )





D n n D DV
A R D I
D D L f





A2 is the converter switching loss, and it is equal to: 
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    (a)                                                        (b)                                                          (c)                                                     (d) 
Fig. 7. Experimental results of the implemented converter, (a) VO, Vin, ISource, Iin=ILk, (b) VD1, ID1, IS, VS,  (c) VC3, VC4, VC2, VC1, and (d) VD2, ID2, VDO, IDO.  
 
2 (0.5) ( )S S S on offA f I V t t                     (33) 
where ton and toff are rise and fall times of the switch that are 
given by device static characteristics provided by manufacture 
datasheet information, IS is the switch current during the 
switching time and VS is the switch maximum voltage stress.  
A3 is the diodes forward resistance loss of the converter and 
can be calculated as given in following: 
2 2 2
2 3
3 1 2 4 3
(2 2 ) 2 2
( ) ( )
(1 ) 1
C O O O
FD FD FD FD FDO
D n n I I I
A R R R R R
D D D
      
                  
(34) 
A4 is the diodes forward voltage loss and equals to: 
( )4 1 4, 1 4, 1 2 3 4
( )
aveFD O D O O FD FD FD FD FDO
A V I I V V V V V         (35) 
A5 is the power losses of the capacitors of the converter, which 
can be determined as given in (36). 
2
5 1,2,3,4, , 1,2,3,4,( )C O rms C OA r I               (36) 
A6 is the conduction loss of the primary, secondary and tertiary 
sides of the coupled inductor in the converter that can be 
formulated as: 
2 2 2
6 1 , 1 2 , 2 3 , 3( ) ( ) ( )LN rms LN LN rms LN LN rms LNA R I R I R I      (37) 
Finally, A7 is the core losses of the coupled inductor that can 
be determined with the Steinmetz equations and expressed as: 
 7 max( ) c cA Kf B A l
                         (38) 
where Ac is a cross sectional area of the core, lc is the mean 
path length of the core and Bmax is the peak flux density. 
Typically values of 𝐾, 𝛼, and 𝛽 are provided in the datasheet 
by the manufactures. 
Moreover, the voltage gain of the suggested converter 
including the conduction losses can be determined as follows: 
 2 3[ (3 2 ) / (1 )]CCMM n n D                   (39) 
 
VI. EXPERIMENTAL RESULTS ANALYSIS 
 
In order to justify the feasibility and verify the theoretical 
analysis of suggested converter, the experimental results of 
216 W implemented power circuit of the suggested topology 
are presented. In all the figures, the time per division is set to 
be 8 µs. The specifications of the implemented converter are 
given as follow: 
Input voltage: 28 V; Output voltage: 418 V; Output power: 
216 W; Duty cycle: 0.50; Switching frequency: 50 kHz; 
Coupled inductor: EE-55/28/21 ferrite core; Lm=100 uH; Lk  
1.5 uH; N1: N2: N3=1: 2: 1; Capacitors type: Electrolytic 
capacitor; C1-C4: 47 uF/250V; Cin: 470 uF/63V; CO: 220 uF/ 
450V;  Power switch (S): IRFp260n [PD - 94004B] n-channel 
MOSFET (VDSS=200 V, ID=50 A, RDS(on)=0.04 Ω);  Diodes 
(D1-D4 and DO): MUR1560 ultra-fast diode (VR=600 V, 
IF(ave)=15 A, VF=1.2 V); 
Experimental measurement results of the converter 
operation in CCM are given in Fig. 7. As depicted in Fig. 7(a), 
the measured output and input voltage is about 418 V and 28 
V, respectively. According to this figure, the ripple of the 
output voltage with the output capacitor of 220 µF is very low. 
As illustrated in Fig. 7(b), the maximum voltage on the main 
power switch is about 60 V and far lower than the output 
voltage (about 14% of the output voltage). Thus, a switch with 
low RDS(on) resistance can be utilized to enhance the overall 
efficiency. According to Fig. 7(b), the duty ratio of the main 
switch is close to 0.50. Fig. 7(b) demonstrates that the leakage 
inductance stored energy is recycled to the capacitor C1 
through diode D1 (ID1). Fig. 7(a) indicates the input current 
waveform that is identical with leakage inductance current 
without an input filter. The ripple of the input current is more 
than other presented high step-up converters such as the 
topologies presented in [17], [19-23] and [26]. However, as it 
is depicted in Fig. 7(a) (ISource), a low pass filter can be utilized 
to decline the input current ripple. According to Figs. 7(b) and 
(d), the diodes D1, D2 and DO measured voltage stress are 
found to be about 60 V, 158 V and 218 V, respectively. It is 
obvious that the output voltage is far higher than the diodes 
voltage stresses; hence, ultrafast diodes are employed to 
alleviate the reverse recovery current. The capacitors C1-C4 
voltage waveforms are indicated in Fig. 7(c), which are in 
agreement with (10)-(13). The current in the diodes D1, D2 and 
DO and switch S are shown in Figs. 7(a) and (d). The obtained 
results confirm the theoretical waveforms, given in Fig. 3. 
Fig. 8(a) shows the measured efficiencies of the suggested 
converter under several output powers for two different input 
voltages while the output voltage (VO) is regulated at 418 V in 
both conditions. The peak value of the efficiency is 96.2% 
which is obtained at 180 W when Vin=38 V and the measured 
efficiency of the converter at nominal power is about 94% (Vin 
= 28 V). It can be found that as the input voltage increases, the 
efficiency of the converter is enhanced. 
Fig. 8(b) shows the efficiency comparison of the proposed 
converter with other similar topologies while keeping the 
Vo  (100V/div) 
 
Vin  (10V/div) 
 
ISource  (8A/div) 
 
Iin= ILk (20A/div) 
 
VD1  (50V/div) 
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IS  (20A/div) 
 
VS  (50V/div) 
 
VC4  (50V/div) 
 VC3  (50V/div) 
 
VC2  (50V/div) 
 VC1  (50V/div) 
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output voltage regulation. For a fairly comparison, the 
simulated results presented in this figure, are based on the 
same specifications, switching components and conditions 
(fS=50kHz, Vin=28V and n2=2 and n3=1). According to this 
figure, the proposed converter has better efficiency than others 
due to having high voltage gain in very suitable duty cycles 
that results in low power losses. 
In fact, the parasitic elements of the implemented converter 
have a little impact on the voltage gain. The theoretical 
voltage gain based on (15) and experimental tested voltage 
gain under Vin = 28 V, fs = 50 kHz, n2 = 2 and n3= 1 is 
indicated in Fig. 9. As illustrated in this figure, the 
experimental tested voltage gain is a little lower than the 
theoretically calculated voltage gain due to the parasitic 
elements.  
Finally, according to the experimental results, the feasibility 






Fig. 8. (a) Measured efficiencies of the presented converter under several 
output powers for two different input voltages when VO is regulated at 418 V ( 
fS = 50 kHz and n2=2 and n3=1), and (b) efficiency comparison of the proposed 
converter with other similar topologies under different power loads. 
 
 
Fig. 9. Theoretical and experimental tested voltage gain under Vin = 28 V, fs = 
50 kHz, n2 = 2 and n3 = 1. 
VII. CONCLUSION 
 
In this paper, a high step-up three-winding coupled inductor 
based DC-DC converter with voltage multiplier cell is 
introduced. High voltage gain in low turn ratios and suitable 
operating duty cycles, recycled leakage inductance energy, 
high efficiency and low voltage stress on the switch and 
diodes are the main merits of the suggested topology. The 
operational principle and steady-state analysis of the converter 
under CCM condition has been expressed completely. 
Moreover, the design procedure and theoretical efficiency 
analysis of the converter were determined in detail. The 
superiority of the suggested converter was justified over 
several high step-up recently proposed coupled inductor based 
DC-DC converters in the comparison study. Finally, the 
feasibility of the presented converter was verified through the 
results of the implemented converter under the output power 
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